Help & Supportcareers@gravityer.com
AI is analyzing your overall score…
Identifying your key strengths…
Evaluating your skill match against the job requirements…
Assessing your cultural and operational fit
UHDM-integration-tests
March 2, 2020 – October 2, 2023
UHDM-integration-tests — GitHub repository
View ProjectUHDM
December 13, 2019 – Present
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
View Projectyosys-f4pga-plugins
November 7, 2019 – May 14, 2024
Plugins for Yosys developed as part of the F4PGA project.
View ProjectSurelog
October 30, 2019 – Present
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
View Projectsv-tests
August 8, 2019 – Present
Test suite designed to check compliance with the SystemVerilog standard.
View Projectprjxray
December 16, 2017 – June 5, 2025
Documenting the Xilinx 7-series bit-stream format.
View ProjectCultural Fit Analysis
The candidate's profile shows a strong focus on personal, open-source projects, indicating a self-starter mentality and passion for the domain. The projects are highly specialized and directly align with an FPGA Developer role, suggesting a deep commitment to the field. However, the lack of diverse project types (e.g., team-based, commercial) or non-technical experiences makes it difficult to fully assess broader cultural fit beyond technical alignment.
Soft Skills & Operational Fit
Insufficient data to assess soft skills or operational fit. The candidate's project history suggests a strong technical drive and ability to work on complex, long-term projects, which could indicate good problem-solving and perseverance.