José Hernández

FPGA Developer

https://talent.gravityer.com/jose-hernandez-1

Technical Expert, Smart Internet Lab, School of Electrical, Electronic and Mechanical Engineering. University of Bristol

United Kingdom

Key Strengths

Demonstrated experience with hardware description languages (Verilog, VHDL, SystemVerilog) through the 'TSConf_Demistify' project, which is directly relevant to an FPGA Developer role.
Experience with C/C++ for low-level programming and system emulation ('zx-raspberry', 'boltzmann'), which can be beneficial for hardware-software co-design and verification.
Exposure to embedded systems concepts via Raspberry Pi and DECA board projects.
Familiarity with build systems (CMake, Makefile) and scripting (Shell, Python) for development workflows.

Cultural & Operational Fit

Cultural Fit Analysis

The candidate's projects are predominantly personal and technically focused, indicating a strong drive for self-directed learning and exploration. The diversity of projects, from emulators to web development, suggests a broad interest, but the direct alignment with a dedicated FPGA role's typical team dynamics and collaborative environment is not explicitly demonstrated. The 'TSConf_Demistify' and 'zx-deca' projects show a clear interest in hardware development, which aligns with the target role.

Soft Skills & Operational Fit

Insufficient data to assess soft skills or operational fit. The candidate's profile primarily showcases technical project work.

AI is analyzing your overall score…

Identifying your key strengths…

Evaluating your skill match against the job requirements…

Assessing your cultural and operational fit

Projects

subcompose

March 14, 2026 – Present

A command line utility to manage subsets of services in Docker compose.yaml files

View Project

three-engineers-brewery-website

August 15, 2022 – September 8, 2022

The Three Engineers Brewery (3Es or TEB) website

View Project

zx-deca

September 22, 2021 – December 5, 2021

ZX Spectrum implementation on a DECA development board

View Project

TSConf_Demistify

August 28, 2021 – August 28, 2021

ZX-EVO TS config "Demistified"

View Project

zx-raspberry

August 2, 2021 – August 15, 2024

A bare metal ZX Spectrum emulator for the Raspberry Pi

View Project

equation-editor

June 20, 2021 – Present

An equation editor written in Angular and MathJax

View Project

boltzmann

August 7, 2019 – August 8, 2019

C / C++ Implementations of the d2q9-bgk lattice Boltzmann scheme for OpenMP, MPI and OpenCL

View Project

naivebayes

March 20, 2019 – Present

A simple Naive Bayes classifier written in Java

View Project

postgresql-container

March 3, 2019 – Present

Containerised PostgreSQL database with flyway baked-in

View Project

JSONAccelerator-thenerdery

June 19, 2018 – June 19, 2018

JSONAccelerator-thenerdery — GitHub repository

View Project

Key Strengths

Demonstrated experience with hardware description languages (Verilog, VHDL, SystemVerilog) through the 'TSConf_Demistify' project, which is directly relevant to an FPGA Developer role.
Experience with C/C++ for low-level programming and system emulation ('zx-raspberry', 'boltzmann'), which can be beneficial for hardware-software co-design and verification.
Exposure to embedded systems concepts via Raspberry Pi and DECA board projects.
Familiarity with build systems (CMake, Makefile) and scripting (Shell, Python) for development workflows.

Cultural & Operational Fit

Cultural Fit Analysis

Soft Skills & Operational Fit

Insufficient data to assess soft skills or operational fit. The candidate's profile primarily showcases technical project work.

José Hernández

Key Strengths

Cultural & Operational Fit

Top Skills

Skills

Projects

Key Strengths

Cultural & Operational Fit